

Notice of References Cited

Application/Control No.

09/595,036

Applicant(s)/Patent Under
Reexamination
RAKEL ET AL.

Examiner

Fred Ferris

Art Unit

2128

Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-5,359,538	10-1994	Hui et al.	716/9
	B	US-6,292,766	09-2001	Mattos et al.	703/14
	C	US-5,654,898	08-1997	Roetcisoender et al.	716/9
	D	US-6,542,509	04-2003	Giroux, Natalie	370/397
	E	US-6,591,402	07-2003	Chandra et al.	716/5
	F	US-6,088,830	07-2000	Blomgren et al.	714/814
	G	US-5,901,089	05-1999	Korsh et al.	365/185.24
	H	US-6,298,468	10-2001	Zhen, Cai	716/2
	I	US-5,815,439	09-1998	Korsh et al.	365/185.24
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	"Fast generation of statistically-based worst-case modeling of on-chip interconnect, N. Chang et al", Computer Design: International Conference on VLSI in Computers and Processors, IEEE 1997
	V	"MicroSim PSpice A/D Reference Manual", MicroSim Corporation, Version 8.0, June 1997
	W	"A Simulation Program Emphasized on DC Analysis of VLSI Circuits; SAMOC", Y. Jan, IEEE 0-7803-5510-0-5/99, IEEE May 1999
	X	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)

Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.